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A dual-layer gate dielectric approach for application in III-V metal-oxide-semiconductor field-effect
transistor MOSFET was studied by using ultrahigh vacuum deposited 7–8 nm thick
Ga2O3Gd2O3 as the initial dielectric to unpin the surface Fermi level of In0.18Ga0.82As and then
molecular-atomic deposition of 2–3 nm thick Si3N4 as a second dielectric protecting
Ga2O3Gd2O3. The total equivalent oxide thickness achieved in this study is 5 nm. We have
demonstrated an enhancement mode In0.18Ga0.82As /GaAs MOSFET with surface inverted n channel
with drain current Id of 0.1 mA for a gate length of 10 m and a gate width of 880 m at Vds
=1 V and Vg=4.5 V. © 2007 American Institute of Physics. DOI: 10.1063/1.2817742
Driven by the need to apply III-V compound semicon-
ductors with high carrier mobility as channel materials to
extend Moore’s law on complementary metal oxide semicon-
ductor CMOS scaling beyond 22 nm node silicon,1,2 inte-
gration of high- dielectrics on the III-V’s has become a very
important topic of research recently. To unpin the surface
Fermi level by a high- dielectric that can be scaled to na-
nometer thickness has been the focus of the recent research
activities.3,4 Surface Fermi-level pinning problem had been a
subject of nearly 40 years of extensive research in the past.5
Ultrahigh vacuum UHV in situ growth of Ga2O3Gd2O3 as
high- dielectric on GaAs was proven to unpin the surface
Fermi level effectively with a low interfacial density of states
comparable with that of Si /SiO2 interface6 and also gave low
electrical leakage currents.7 Both n- and p-channel enhance-
ment mode GaAs and In0.53Ga0.47As / InP metal-oxide-
semiconductor field-effect transistors MOSFETs with in-
version have been demonstrated using Ga2O3Gd2O3 as a
gate dielectric.8–10 Also, Ga2O3Gd2O3 is a high- material
with a dielectric constant of 15, making it very promising
for embodiment in III-V channel material based CMOS cir-
cuits with scaling of equivalent oxide thickness EOT.
However, upon air exposure, Ga2O3Gd2O3 has been
found to be degraded due to absorption of moisture H2O.11
With a proper heat treatment of removing the moisture in
UHV or under atmosphere, Ga2O3Gd2O3 /GaAs hetero-
structures have been demonstrated to be thermodynamically
stable and have exhibited low leakage current densities and
low interfacial densities of states with annealing up to
780 °C.12,13 However, for minimizing degradation of the
oxide/III-V interfaces during device processing, very thick
gate dielectric films of 40 nm which is 10 nm in EOT
have so far been used in the MOSFETs. Thick EOT limits
the gate drivability. Moreover, thick dielectric films tend to
have more bulk electrical active trap defects, causing large
hysteresis in device operation. Thus, a way to make use of
thinner Ga2O3Gd2O3 without suffering from moisture has
to be designed.
In this letter, we report an approach of using thin
Ga2O3Gd2O3 as the initial gate dielectric layer to unpin the
Fermi level of the III-V surface and then of using Si3N4 as a
second dielectric deposited on top of Ga2O3Gd2O3 to pre-
vent and/or minimize moisture absorption to achieve a stable
dual-layer gate dielectric. Molecular and atomic deposited
MAD Si3N4 was employed because it is bulk-trap-free
upon annealing at sufficiently high temperature and can be
pinhole-free down to 1 nm thickness,14 very important as a
barrier for moisture. We have, thus, made a
Si3N4 /Ga2O3Gd2O3 dual-layer gate dielectric with a total
EOT of 5 nm. Enhancement mode MOSFETs with channel
inversion were fabricated and demonstrated to exhibit the
ability of unpinning the InGaAs surface Fermi level. This is
a proof of principle in a dual-layer gate dielectric approach.
Be 51016 /cm3 doped p-type strained 80 Å thick
In0.18Ga0.82As was grown on 5000 Å Be 51016 /cm3
doped p-GaAs buffer in a p-doped GaAs substrate. E-beam
deposition of Ga2O3Gd2O3 was carried out in situ on top of
the freshly grown In0.18Ga0.82As. The experimental proce-
dure on growth of the oxide/semiconductor heterostructures
was described earlier.15 The wafer was then transferred to a
MAD system, which is a second generation of jet vapor
deposition for ex situ Si3N4 deposition.14 Prior to Si3N4
deposition, wafer was heated inside the MAD system at
200 °C for 30 min to drive away unintentionally absorbed
moisture inside Ga2O3Gd2O3 film during the sample
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transferring.12,13 2–3 nm thick Si3N4 was then deposited on
top of Ga2O3Gd2O3 to form the dual-layer gate dielectric
stack. The wafer stack underwent 600 °C for 15 min in N2
and then 375 °C for 1 min in forming gas N2 with 4% H2
as postdeposition annealing to improve the dielectric quality
of both Si3N4 and Ga2O3Gd2O3.
Gate-first process was used to fabricate enhancement
mode MOSFET with inverted n channel. Ring shaped TiN
gates 0.3 m in thickness with a gate length L of
10–50 m were formed by sputtered TiN followed by a lift-
off patterning process. The wafer with TiN as the gate
metal on top of Ga2O3Gd2O3 /Si3N4 dual-layer dielectric
was then implanted with 50 keV Si29 to a dose of 1014 /cm2.
Dopant activation was performed at 800 °C 10 s in a N2
ambient. A schematic of the fabricated cross-sectional tran-
sistor structure is illustrated in Fig. 1. The TiN ring gate
blocks the high energy Si29 implant from getting into the
channel region. The area without TiN was implanted with
Si29 to form n+ source and n+ drain upon doping activation.
The Ga2O3Gd2O3 /Si3N4 dual-layer dielectric film plays an
important role to cover the whole wafer and thus unpinned/
passivated the entire In0.18Ga0.82As surface. It also serves as
an implant activation encapsulation as ensured with the high-
temperature thermodynamic stability between the dual-layer
dielectric films and In0.18Ga0.82As. Ni–Ge–Au 50 Å /
125 Å /500 Å was deposited after wet-etch removal of the
dual-layer dielectric in the source/drain regions with
buffered-oxide-etch BOE, 5:1, for Si3N4 and HCl 3:1, for
Ga2O3Gd2O3 solutions to achieve Ohmic contact. This
self-aligned process proves to be very effective in minimiz-
ing process impact on the dual-layer gate dielectric and its
interface with the underlying In0.18Ga0.82As.
Figure 2 is a high-resolution transmission electron mi-
croscopy HRTEM micrograph showing the Si3N4 /Ga2O3
Gd2O3 dual-layer gate dielectric stack on In0.18Ga0.82As /
GaAs. The interfaces of Si3N4 /Ga2O3Gd2O3 and
Ga2O3Gd2O3 / InGaAs remained atomically sharp after an-
nealing. There is room for further reduction of
Ga2O3Gd2O3 and thus EOT scaling. Pinhole-free Si3N4
with only 2.3 nm thickness is seen on top of Ga2O3Gd2O3,
contributing 1 nm to the EOT. HRTEM specimens were
prepared with mechanical polishing, dimpling, and ion mill-
ing using a Gatan precision ion polishing system operated at
4 keV. The analytical work of TEM sample was performed
using a Philips JEOL 2100F-type TEM.
Figures 3 and 4 are the C-V characteristics of the
TiN /Si3N4 /Ga2O3Gd2O3 /p-In0.18Ga0.82As MOS structure,
with Fig. 3 showing a set of C-V curves measured at
1 kHz to 1 MHz from a MOSFET. From the C-V data, the
EOT of the dual-layer gate dielectric is calculated to be
5 nm, which is consistent with the EOT estimated from the
physical thickness of Si3N4 and Ga2O3 Gd2O3, as measured
from the cross-sectional HRTEM micrograph and their re-
spective  values. A C-V inversion in low frequency C-V
curves was observed. The measured C-V inversion confirms
the channel inversion characteristics when Ga2O3Gd2O3
was used as the gate dielectric, as reported earlier.8,9 Figure 4
is the C-V measurement with biasing voltages ramping up
and down, showing a hysteresis of 100 mV. For a gate di-
electric with a total of 5 nm EOT, this is a reasonable num-
ber, indicating a small overall bulk trap density in the dual-
layer Si3N4 /Ga2O3Gd2O3 gate dielectric stack.
The fabricated MOSFETs were characterized by using
HP 4156 semiconductor parameter analyzer. The source and
substrate were grounded, the drain voltage Vd was ramped
from 0 to +1 V, and the gate voltage Vg was varied from
0 to +4.5 V in steps of 0.5 V. Figure 5 is a set of Id-Vd
FIG. 1. A cross-sectional illustration of the enhancement mode MOSFET
structure with self-aligned implant for source and drain. The Ni–Ge–Au
contacts are also self-aligned to the openings from etched
Si3N4 /Ga2O3Gd2O3.
FIG. 2. HRTEM micrograph showing Si3N4 /Ga2O3Gd2O3 dual gate di-
electric stack on In0.18Ga0.8As after 600 °C, 15 min annealing in N2 and
then 375 °C, 1 min annealing in forming gas.
FIG. 3. C-V curves measured from 1 kHz to 1 MHz frequency. The lower
frequency C-V curves show inversion characteristics of the
TiN /Si3N4 /Ga2O3Gd2O3 /p-In0.18Ga0.82As.
FIG. 4. C-V hysteresis measured at 100 kHz, with forward bias ramping
from −3 to +3 V and then reverse bias from +3 to −3 V, after stress at
+3 V for 30 s with light illumination.
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transfer characteristics of a MOSFET with a gate length of
10 m and a gate width of 880 m. Id of 0.1 mA was mea-
sured at Vg of 4.5 V and Vd of 1 V, which is comparable to
the previously published results on inversion-channel MOS-
FET based on GaAs substrate;10 for example, Id=0.12 mA of
a 1 m gate length Al2O3 / In0.2Ga0.8As /GaAs MOSFET
with the gate dielectric deposited by an atomic layer deposi-
tion was reported.4 The Id-Vd transfer characteristics are of a
typical enhancement mode MOSFET with channel inversion,
indicating the unpinning of In0.18Ga0.82As surface Fermi
level.
In conclusion, we have developed a moisture resisting
and thermally stable Si3N4 /Ga2O3 Gd2O3 dual-layer gate
dielectric on In0.18Ga0.82As for enhancement mode MOSFET
with channel inversion application. A total of 5 nm EOT in
the Si3N4 /Ga2O3Gd2O3 dual-layer gate dielectric approach
was achieved, with the Si3N4 contributing to an 1 nm im-
pact on EOT. We have further demonstrated a working en-
hancement mode In0.18Ga0.82As MOSFET with channel in-
version to show that Si3N4 /Ga2O3Gd2O3 functions
effectively in unpinning In0.18Ga0.82As surface Fermi level.
Further scaling of EOT is possible when we use thinner
Ga2O3Gd2O3 and apply dielectrics with higher  value
than that of Si3N4 on top of Ga2O3Gd2O3.
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FIG. 5. Id-Vd curves at various Vg from 0 to +4.5 V for an In0.18Ga0.82As
MOSFET with Si3N4 /Ga2O3Gd2O3 as dual gate dielectric. The gate length
L is 10 m and gate width is 880 m.
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